Thin-Film ZnO Charge-Trapping Memory
Cell Grown in a Single ALD Step
I. INTRODUCTION
M ETAL-oxide semiconductors (ZnO and IGZO) have been extensively investigated recently as channel materials for thin-film transistors (TFTs). For low-cost flexible electronics, low-temperature techniques are of critical importance. TFTs were demonstrated using ZnO channels deposited by sputtering [1] - [5] , atomic layer deposition (ALD) [6] - [9] , and pulsed laser deposition [10] , [11] . For functional electronics, integrated sensors and data storage devices are also required on such a cost-effective platform. Flash memory devices with low-cost ZnO channel materials are demonstrated [12] - [15] . The ALD technique is promising due to low-temperature growth, large-area uniformity, precise thickness control, highly conformal deposition, and scalability to roll-to-roll processes. Memory devices using the ALD ZnO channel are recently demonstrated [15] ; however, the gate stack and the trapping layer are grown by the plasma-enhanced CVD technique. In addition, there are earlier reports on the use of wide band-gap amorphous semiconductors [13] and semiconductor nanoparticle [16] layers as both channel and trap layers in memory devices. However, in these reports, amorphous GaInZnO layers are deposited by RF magnetron sputtering [13] nanoparticles are coated by solution processing [16] ; whereas other techniques are used to deposit dielectric layers. An ALD approach offers a simplified high-throughput single-step approach to obtain very high-quality complete gate stacks. Such an approach avoids risk of contamination or incorporation of impurities in the gate stack, increase the throughput significantly by eliminating multiple equipment utilization for the gate stack, and therefore offer a novel path for ultralow-cost integrated devices. In this letter, we demonstrate a memory device with a gate stack fabricated in a single ALD step. Wide band-gap ZnO is used as the charge trapping and channel layer for concept demonstration. Fig. 1 depicts the structure of an all-ALD memory cell illustrating the ALD-deposited gate stack, including the transistor channel (ZnO), tunnel oxide (Al 2 O 3 ), chargetrapping layer (ZnO), and charge blocking layer (Al 2 O 3 ). In addition, physics-based TCAD simulations are compared with experimental results providing further insight into the chargetrapping mechanism.
II. DEVICE FABRICATION AND CHARACTERIZATION

A. Fabrication
Channel-last all-ALD memory devices are fabricated on a highly doped (10-18 mΩ · cm) p-type (111) Si wafer. The active region of the device is grown in a single continuous ALD step at 250
• C. A 15-nm-thick Al 2 O 3 blocking layer is first deposited followed by a 2-nm-thick ZnO charge-trapping layer, and etched for 2 s using a 5 : 95 H 2 SO 4 : H 2 O solution. A 100-nm-thick Al layer is thermally evaporated and patterned by a liftoff technique to form source and drain contacts. A 360-nmthick electron-beam evaporated SiO 2 layer is used for device isolation. A highly doped silicon substrate is used as a backgate electrode. Finally, the samples are annealed in forming gas (H 2 : N 2 5 : 95) for 10 min at 400
• C. Different size channel length L (2-150 μm) and width W (10-100 μm) devices are fabricated. Cross-sectional transmission electron microscope (TEM) image of a completed thin-film ZnO memory cell is shown in Fig. 2 .
B. Experimental Characterization
The current-voltage (I-V ) characteristics of devices are measured using a Keithley 4200 semiconductor characterization system at room temperature. Fig. 3 plots the transfer characteristics (I drain -V drain ) of fabricated devices for different gate biases.
The device behaves as n-channel MOSFETs because the ALD-deposited ZnO is n-type due to native crystallographic defects such as interstitial zinc and oxygen vacancy that behave as electron donors [17] , [18] . The maximum on-to-off ratio of 10 2 (limited by high effective doping concentration of the ZnO channel due to 250
• C deposition) is obtained for a device with a gate length and a width of 50 μm, with a subthreshold slope of 720 mV/dec. The electron mobility μ e in the ZnO channel is found to be 23 cm 2 /V · s using
where ε o and ε r are the dielectric constants of the vacuum and the Al 2 O 3 (ε r = 9.5) layer, respectively. V t is the threshold voltage, and t ox is the thickness of the gate insulator. In order to experimentally verify the device behaving as a memory, an I drain -V gate hysteresis is measured. Fig. 4 shows a typical hysteresis behavior for ±6-and ±10-V gate voltage sweeps verifying the memory effect. From the figure, there is a 2.35-V hysteresis in the ±10-V gate voltage sweep. Control samples, with no ZnO trapping layer, show a < 0.6-V hysteresis, which is attributed to unintentional charge trapping in the gate oxide and the oxide-channel interface [19] . The devices exhibit poor retention characteristics potentially due to a continuous ZnO trapping layer. It should be noted the retention was not optimized in this seminal demonstration.
C. TCAD Simulations
In addition to the experiential results, physics-based TCAD simulations using Synopsys TCAD tools is carried out. Material property data used for ZnO [20] and Al 2 O 3 [21] are listed in Table I .
The calculated energy band diagram of the structure at zero applied voltage is shown in Fig. 5(a) . Both Fowler-Nordheim and direct tunneling models were used throughout the program and erase cycles, allowing electrons to tunnel from the ZnO channel layer to the trapping layer, and vice versa. The simulation model also includes energy states in the ZnO layer due to crystallographic defects such as interstitial zinc and oxygen vacancy. The I drain -V gate characteristics for program and erase states are shown in Fig. 5(b) showing a 2.12-V hysteresis. The V t shift obtained with TCAD agrees well with the V t shift experimentally. This confirms that the electrons that tunnel across the Al 2 O 3 tunnel oxide are either trapped due to confinement in a quantum well of 2 eV formed by the conduction band offsets between ZnO and Al 2 O 3 or in the available energy states within the ZnO trapping layer.
III. CONCLUSION
In summary, a thin-film charge-trapping ZnO memory cell using a single ALD step has been fabricated for the first time. A hysteresis memory operation is demonstrated with a 2.35-V V t shift measured. TCAD simulations combined with the experimental results provide insight into the chargetrapping mechanisms. In addition, the ZnO transistor characteristics obtained a rank among the best reported in literature. These results are promising for future low-cost, flexible, and transparent electronic applications.
